1 Differential, 2 LVCMOS Outputs 3-PLL High Performance Clock Generator



Features


- · Clock Outputs
 - 1 differential output support LVPECL, LVDS, HCSL
 - 2 single-ended LVCMOS
- · Extremely low RMS phase jitter (random)
 - <1 ps (typical)</p>
- · Wide frequency range
 - 1 MHz to 220 MHz
- · Low frequency tolerance
 - ±25 PPM or ±50 PPM
- · Operating voltage
 - 2.5 or 3.3 V
 - Other voltages up to 3.63 V (contact SiTime)
- · Operating temperature range:
 - Industrial, -40 to 85°C
 - Extended Commercial, -20 to 70°C
- · Small footprint
 - 22-pin, 7.0 x 5.0 x 0.9 mm QFN package
- · All packages are Pb-free and ROHs compliant
- Ultra-reliable start up and greater immunity from interference

Benefits

- Replacing up to 2 LVMOS and 1 differential oscillators
- · Integrated resonator
- · No crystal or load capacitors required
- · Eliminates crystal qualification time
- 50% + board saving space
- More cost effective than quartz oscillators, quartz crystals and clock ICs.
- · Completely quartz-free

Applications

- Server
- Router
- RAID controller
- · Gigabit Ethernet
- · 10 Gigabit Ethernet
- · Fiber Channel
- · SATA / SAS
- PCI-Express
- · System clock
- · Networking and computing



SiTime Corporation

Rev. 0.5

990 Almanor Avenue, Suite 200

Sunnyvale, CA 94085

(408) 328-4400

www.sitime.com

Revised October 18, 2010

3-PLL High Performance Clock Generator



Pin Description

Pin No.	Name	Pin Description
4, 5, 8,12,13, 16 22	NC	Do Not Connect pins, leave them floating
2	VDD3	Power supply for OUT3
3	ST3/OE3	Standby or Output Enable pin for OUT3A and OUT3B
6	VDD2	Power supply for OUT2+ and OUT2 VDD2 must be on all times for porper operation Connect to 2.5V or 3.3V for LVPECL/ LVDS/ HCSL and 1.8V or 2.5V or 3.3V for CML
7	OE2	Standby or Output Enable pin for OUT2+ and OUT2-
10	VDD1	Power supply for OUT1
11	ST1/OE1	Standby or Output Enable pin for OUT1A and OUT1B
14	GND1	Power supply ground. Connect to Ground
15, 9	OUT1A, OUT1B	1 to 220 MHz programmable LVCMOS clock output
17	GND2	Power supply ground. Connect to Ground
18, 19	OUT2+, OUT2-	1 to 220 MHz programmable differential clock output pair at VDD2 level (LVPECL/ LVDS/ HCSL = 2.5V or 3.3V)
20	GND3	Power supply ground. Connect to Ground
21, 1	OUT3A, OUT3B	1 to 220 MHz programmable LVCMOS clock output

Pins 3,7,11

Pin #s 3,7,11 Functionality
OE (3,7,11)
H or Open; specified frequency output
L: output is high impedance
ST (3,11)
H or Open; specified frequency output
L: output is low level (weak pull down) oscillation stops

Description

The SiT9105 is a 3-PLL factory programmable clock generator with embedded MEMS resonator. The device uses SiTime propriety MEMS technology, MEMS FirstTM, to enable a single chip solution with multiple outputs for consumer and communications applications.

The SiT9105 has three PLLs that can be programmed to generate any frequency outputs from 1 to 220 MHz.

The PLL2 is connected to a differential output buffer that can generate a differential output at LVPECL, LVDS, or HCSL signalling. The PLL1 and PPL3 are contected to signle-ended LVCMOS output buffers.

Programming Configuration

The SiT9105 is a factory programmable device. All the parameters in table 1 given as "Enter Data" can be programmed into the device.

Table 1.

	PLL1				F	LL2			PLL3		
Pin Name	OUT1A/B 1- 220MHz	ST1/ OE1	VDD1 1.8/2.5/3.3V	OUT2[+,-] 1- 220MHz	OE2	VDD2 1.8/2.5/3.3V	Signaling Type (LVPECL/ LVDS/,	Swing Mode (Normal / High)	OUT3A/B 1- 220MHz	ST3/ OE3	VDD3 1.8/2.5/3.3V
Pin No.	15, 9	11	10	18,19	7	6	HCSL)		21, 1	3	2
Program Value	"Enter Data"	"Enter Data"	"Enter Data"	"Enter Data"	"Enter Data"	"Enter Data"	"Enter Data"	"Enter Data"	"Enter Data"	"Enter Data"	"Enter Data"



Absolute Maximum Ratings

Attempted operation outside the absolute maximum ratings of the part may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Absolute Maximum Table

Parameter	Min.	Max.	Unit
Storage Temperature	-65	150	°C
VDD	-0.5	+4.00	V
Theta JA (with copper plane on VDD and GND)	_	27.5	°C/W
Theta JC (with PCB traces of 0.010 inch to all pins)	_	47	°C/W
Soldering Temperature (follow standard Pb free soldering guidelines)	_	260	°C
Number of Program Writes	_	1	NA
Program Retention over -40 to 125 °C, Process, VDD (0 to 3.6V)	_	1,000+	years
Human Body Model (JESD22-A114)	2000	-	_
Charged Device Model (JESD22-C101)	750	_	_
Machine Model (JESD22-A115)	200	_	_

Environmental Compliance

Parameter	Condition/Test Method
Mechanical Shock	MIL-STD-883F, Method 2002
Mechanical Vibration	MIL-STD-883F, Method 2007
Temperature Cycle	MIL-STD-883F, Method 1010-65-150°C (1000 cycle)
Solderability	MIL-STD-883F, Method 2003
Moisture Sensitivity Level	MSL1

1 Differential, 2 LVCMOS Outputs

3-PLL High Performance Clock Generator



DC Electrical Specifications

LVCMOS input, OE or ST pin, $3.3V \pm 10\%$ or $2.5V \pm 10\%$ or $1.8V \pm 5\%$, -40 to 85° C

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{IH}	Input High Voltage		70	_	_	%Vdd
V_{IL}	Input Low Voltage		_	-	30	%Vdd
I _{IH}	Input High Current	OE or ST pin	_	-	10	μΑ
I _{IL}	Input Low Current	OE or ST pin	-10	_	_	μΑ

LVPECL, 3.3V ±10% or 2.5V ±10%, -40 to 85°C

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V_{DD}	Supply Voltage		2.97	3.3	3.63	V
			2.25	2.5	2.75	V
I _{DD}	Supply Current	V _{DD2} = 3.3V or 2.5V, OUT2[+,-] = active	_	68	74	mA
		$V_{DD1} = V_{DD3} = 0V$ (Exluding Load Termination Current)	_	65	71	mA
V _{OH}		50 Ohm termination to V _{DD} - 2.0V	V _{DD} -1.1	_	V _{DD} -0.7	V
V _{OL}	Output Low Voltage	See Figure 1, 2, 3.	V _{DD} -2.0	_	V _{DD} -1.4	V
V _{swing}	Pk-PK Output Voltage Swing		600	800	1000	mV

HCSL, 3.3V ±10% or 2.5V ±10%, -40 to 85°C

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V_{DD}	Supply Voltage		2.97	3.3	3.63	V
			2.25	2.5	2.75	V
I _{DD}	Supply Current	V _{DD2} = 3.3V or 2.5V, OUT2[+,-] = active V _{DD1} = V _{DD3} = 0V (Exluding Load Termination Current)	_	65	70	mA
			_	62	67	mA
V _{OH}	1 - 1 - 3 - 3 3 3 3 3 3 3 3 3 3 3 - 3 3 3 3 3 3 3 3 3 3 3 - 3 3 3 3 3 3 3 3 3 3 3 - 3	50 Ohm termination to GND	0.6	0.75	0.95	V
V_{OL}	Output Low Voltage	See Figure 6.	0.0	_	0.50	V
V _{swing}	Pk-PK Output Voltage Swing		600	750	950	mV

LVDS, 3.3V ±10% or 2.5V ±10%, -40 to 85°C

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V_{DD}	Supply Voltage		2.97	3.3	3.63	V
			2.25	2.5	2.75	V
I_{DD}	Supply Current	V_{DD2} = 3.3V or 2.5V, OUT2[+,-] = active	_	73	79	mA
		V _{DD1} = V _{DD3} = 0V (Exluding Load Termination Current)	_	70	76	mA
V _{OD1}	Differential Output Voltage	Swing Mode = Normal	250	350	450	mV
ΔV_{OD1}	V _{OD} Magnitude Change	Single load termination. See Figure 4.	_	_	50	mV
V _{OS1}	Offset Voltage	Jose Figure 4.	-	1.2	_	V
ΔV_{OS1}	V _{OS} Magnitude Change		-	_	50	mV
V_{OD2}	Differential Output Voltage	Swing Mode = High	500	700	900	mV
ΔV_{OD2}	V _{OD} Magnitude Change	Single load termination. See Figure 4.	-	_	50	mV
V _{OS2}	Offset Voltage	- Occ i iguic 4.	_	1.2	_	V
ΔV_{OS2}	V _{OS} Magnitude Change		_	_	50	mV
V_{OD3}	Differential Output Voltage	Swing Mode = High	250	350	450	mV
ΔV_{OD3}	V _{OD} Magnitude Change	Double load termination. See Figure 5.	_	_	50	mV
V _{OS3}	Offset Voltage		-	1.2	_	V
ΔV_{OS3}	V _{OS} Magnitude Change		-	_	50	mV

1 Differential, 2 LVCMOS Outputs

3-PLL High Performance Clock Generator



AC Electrical Specifications

LVPECL, 3.3V ±10%, -40 to 85°C

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
F _{out}	Output Frequency			1.0	_	220	MHz
F _{sta}	Frequency Stability	Inclusive of initial tolerance, operating temperature, rated	-20 to 70°C	-25	_	+25	PPM
		power supply voltage change, load change -40 to 85°C	-50	_	+50	PPM	
F _{age}	Aging	First year @ 25°C		_	_	1	PPM
DC	Duty Cycle			45	-	55	%
t_R/t_F	Output Rise/Fall Time	20% to 80%		200	300	400	ps
PH_J	RMS Phase Jitter (random)	OUT2 = 106.25 MHz @ BW: 637 kHz to 10 MHz		_	1.6	_	ps
		OUT2 = 156.25 MHz @ BW: 1.875 to 20 MHz		-	0.5	-	ps
		OUT2 = 200 MHz @ BW: 1 MHz to 20MHz		_	0.7	_	ps
PJ	RMS Period Jitter	OUT2 = 106.25 MHz		-	1.8	2.3	ps
		OUT2 = 156.25 MHz		-	1.3	1.8	ps
		OUT2 = 200 MHz	-	1.3	1.8	ps	

LVPECL, 2.5V ±10%,-40 to 85°C

Symbol	Parameter	Condition			Тур.	Max.	Unit
F _{out}	Output Frequency			1.0	_	220	MHz
F _{sta}	Frequency Stability	nclusive of initial tolerance, operating temperature,	-20 to 70°C	-25	_	+25	PPM
		rated power supply voltage -40 to 85°C change, load change	-50	-	+50	PPM	
F _{age}	Aging	First year @ 25°C		_	_	1	PPM
DC	Duty Cycle			45	_	55	%
t_R/t_F	Output Rise/Fall Time	20% to 80%		200	300	400	ps
PH_J	RMS Phase Jitter (random)	OUT2 = 106.25 MHz @ BW: 6	637 kHz to 10 MHz	_	1.6	_	ps
		OUT2 = 156.25 MHz @ BW: 1.875 to 20 MHz		_	0.5	_	ps
		OUT2 = 200 MHz @ BW: 1 M	_	0.7	_	ps	
P_{J}	RMS Period Jitter	OUT2 = 106.25 MHz		_	1.8	2.3	ps
		OUT2 = 156.25 MHz		_	1.3	1.8	ps
		OUT2 = 200 MHz		_	1.3	1.8	ps

1 Differential, 2 LVCMOS Outputs

3-PLL High Performance Clock Generator



HCSL, 3.3V ±10%, -40 to 85°C

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
F _{out}	Output Frequency			1.0	_	220	MHz
F _{sta}	requency Stability nclusive of initial tolerance, operating temperature, rated power supply voltage change, load change nclusive of initial tolerance, operating temperature, rated power supply voltage change, load change	-25	_	+25	PPM		
		-50	_	+50	PPM		
Fage	Aging	First year @ 25°C		_	_	1	PPM
DC	Duty Cycle			45	_	55	%
t_R/t_F	Output Rise/Fall Time	20% to 80%		300	450	550	ps
PH_J	RMS Phase Jitter (random)	OUT2 = 100 MHz @ BW: 1.5 N	MHz to 22 MHz	_	0.8	_	ps
		OUT2 = 200 MHz @ BW: 1.5 N	_	0.4	_	ps	
P_{J}	RMS Period Jitter	OUT2 = 100 MHz		_	1.6	2.2	ps
		OUT2 = 200 MHz		_	1.5	1.9	ps

HCSL, 2.5V ±10%, -40 to 85°C

Symbol	Parameter	Condition		Min.	Тур.	Max.	Unit
F _{out}	Output Frequency			1.0	_	220	MHz
F _{sta}	Frequency Stability nclusive of initial tolerance, operating temperature, rated power supply voltage change, load change -20 to 70°C -40 to 85°C	-20 to 70°C	-25	_	+25	PPM	
			-40 to 85°C	-50	-	+50	PPM
Fage	Aging	First year @ 25°C		_	_	1	PPM
DC	Duty Cycle			45	_	55	%
t_R/t_F	Output Rise/Fall Time	20% to 80%		300	450	550	ps
PH_{J}	RMS Phase Jitter (random)	OUT2 = 100 MHz @ BW: 1.5 MHz to 22 MHz OUT2 = 200 MHz @ BW: 1.5 MHz to 22 MHz		_	0.8	_	ps
				_	0.4	_	ps
P_{J}	RMS Period Jitter	S Period Jitter OUT2 = 100 MHz OUT2 = 200 MHz		-	1.6	2.2	ps
				_	1.5	2.1	ps

LVDS, 3.3V ±10%, -40 to 85°C

Symbol	Parameter	Condition		Min.	Тур.	Max.	Unit
F _{out}	Output Frequency			1.0	_	220	MHz
F _{sta}	Frequency Stability	nclusive of initial tolerance, operating temperature,	-20 to 70°C	-25	-	+25	PPM
		rated power supply voltage change, load change	-40 to 85°C	-50	-	+50	PPM
F _{age}	Aging	First year @ 25°C		_	_	1	PPM
DC	Duty Cycle			45	_	55	%
t_R/t_F	Output Rise/Fall Time	20% to 80%		200	300	450	ps
PH_{J}	RMS Phase Jitter (random) OUT2 = 106.25 MHz @ BW: 637 kHz to 10 MHz		_	1.7	_	ps	
		OUT2 = 156.25 MHz @ BW: 1.875 to 20 MHz		_	0.7	_	ps
		OUT2 = 200 MHz @ BW: 1 MHz to 20MHz		_	0.7	_	ps
PJ	RMS Period Jitter	OUT2 = 106.25 MHz		_	2.0	2.7	ps
		OUT2 = 156.25 MHz		_	1.8	2.5	ps
		OUT2 = 200 MHz		_	1.8	2.5	ps

SiT9105

Advanced Datasheet

1 Differential, 2 LVCMOS Outputs

3-PLL High Performance Clock Generator



LVDS, 2.5V ±10% ,-40 to 85°C

Symbol	Parameter	Condition		Min.	Тур.	Max.	Unit
F _{out}	Output Frequency			1.0	_	220	MHz
F _{sta}	Frequency Stability nclusive of initial tolerance operating temperature, rated power supply voltage change, load change		-20 to 70°C	-25	_	+25	PPM
			-50	_	+50	PPM	
F _{age}	Aging	First year @ 25°C		_	_	1	PPM
DC	Duty Cycle			45	-	55	%
t_R/t_F	Output Rise/Fall Time	20% to 80%		200	300	450	ps
PH_J	RMS Phase Jitter (random) OUT2 = 106.25 MHz @ BW: 637 kHz to 10 MHz		-	1.7	_	ps	
		OUT2 = 156.25 MHz @ BW: 1.875 to 20 MHz		-	0.7	_	ps
		OUT2 = 200 MHz @ BW: 1 MHz to 20MHz		_	0.7	_	ps
PJ	RMS Period Jitter	OUT2 = 106.25 MHz		_	2.5	3.3	ps
		OUT2 = 156.25 MHz		_	2.4	3.5	ps
		OUT2 = 200 MHz		_	2.4	3.5	ps



Termination Diagrams for Differential Output






Figure 1. LVPECL AC Coupled Typical Termination




Figure 2. LVPECL DC Coupled Typical Termination with Termination Voltage




Figure 3. LVPECL DC Coupled Typical Termination without Termination Voltage

Page 8 of 10







Figure 4. LVDS Single Termination (Load Terminated)



Note: For AC coupled operation, include/insert decoupling caps at points ${\bf A}$ or ${\bf B}$

Figure 5. LVDS Double Termination (Source + Load Terminated)




Figure 6. HCSL Typical Termination

Note:

1. All the tests are done with RS = 20 Ohm (recommended).



Ordering Information^[1]


Part Number	Package Description	Freqiency Stability	Product Flow	
SiT9105AC-2xxx	22-pin QFN	±25ppm	-20°C to 70°C	
SiT9105AI-2xxx	22-pin QFN	±25ppm	-40°C to 85°C	
SiT9105AC-3xxx	22-pin QFN	±50ppm	-20°C to 70°C	
SiT9105AI-3xxx	22-pin QFN	±50ppm	-40°C to 85°C	


Package Information [2,3]

Dimension (mm)

Land Pattern [3] (recommneded) (mm)

7.0 x 5.0 x 0.9mm





Notes:

- "xxx" denotes the assigned product dash number.
- 2. "Y" denotes manufacturing origin and "XXXX" denotes manufacturing lot number. The value of "Y" depend on the assembly location of the device.
- 3. A capacitor of value 0.01 µF between VDD and GND is recommended.

© SiTime Corporation 2010. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY
BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES
OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.